

FEM Modeling for PCB Assembly Simulation

Ming-Hsiao Lee, Jiunn-Horng Lee, Chih-Min Yao, Jen-Gaw Lee

National Center for High-performance Computing
National Applied Research Labs, Taiwan

Email: 9303103@narlabs.org.tw

Resume

CURRENT POSITION/INSTITUTION

**Research Fellow, National Center for High Performance Computing (NCHC),
National Applied Research Laboratories, Taiwan**

EDUCATION


National Tsing Hua University, Taiwan, Dept. of Mechanical Engineering, PHD.

RESEARCH FIELDS


- Solid mechanics, numerical simulation.**
- Numerical methods, mesh generation, meshless method.**
- 3D printing, PCBA deformation simulation, bio-mechanical simulation.**

PCBA Warpage Problems Induced by Thermal Mismatch during Temperature Change

- Induced by the unevenly distribution of copper circuits, multi-materialled components
- Causes:
 - Solder opens
 - Stress concentration
 - Shorter fatigue life





PCB Stack-Up





Difficulties with Multi-scaled Problems

- **Circuit traces are too tiny**
 - Impossible to directly model the circuit traces
 - The scale of circuit traces is much smaller than that of PCB boards
 - Solid element models will be too big for simulation
- **Non-even distribution of circuit traces**
 - Composite material properties are different at different locations



Trace Mapping




(6 x 6)



Ratio of copper area

1.	1.	1.	0.	0.	0.
1.	1.	1.	0.	0.	0.
1.	1.	1.	0.	0.	0.
0.	0.	0.	0.	0.	0.
0.	0.	0.	0.	0.	0.
0.	0.	0.	0.	0.	0.




(5 x 5)




1.	1.	.5	0.	0.
1.	1.	.5	0.	0.
.5	.5	.25	0.	0.
0.	0.	0.	0.	0.
0.	0.	0.	0.	0.

Trace Mapping




Area ratio of copper




Trace Mapping

Area ratio of copper



Regular Mapping




Irregular Mapping

Equivalent Young's Modulus & CTE

- Effective material property α_{IJK} for element **IJ** on layer **K** is then computed as:
- (1) $\alpha_{IJK} = (\delta / 100) * \alpha_{\text{metal}} + (1 - \delta / 100) * \alpha_{\text{ep}}$ for copper layers
- (2) $\alpha_{IJK} = \alpha_{\text{dielectric}}$ for dielectric layers
- Where α is:
 - Co-efficient of thermal expansion
 - Young's modulus of elasticity

Equivalent Young's Modulus

Randomly-distributed copper




Subjected to a tensile load




$$\sigma = E \epsilon$$

$$\frac{F}{A} = E \frac{d}{l} \gg E = \frac{Fl}{Ad}$$






Equivalent Young's Modulus





Panel arrangement



PCB Analysis : Module & Panel





PCBA (PCB+Chips) for SMT Process





Auto-modeling



with gap



w/o gap




4x2





Shielding
frame


Cap




PCB+PCBA Warpage:




PCB Module





Cu Ratio



PCBA




PCBA+Frame



ANSYS 14.0
MAY 29 2019
17:36:29
NODAL SOLUTION
STEP=1
SUB =1
TIME=1
UZ (AVG)
RSYS=0
PowerGraphics
EFACET=1
AVRES=Mat
DMX =.219184
SMN =-.096992
SMX =.694E-03
-.096992
-.086138
-.075284
-.06443
-.053576
-.042722
-.031868
-.021014
-.01016
.694E-03

full solder bumps with only CPU chip (linear: -167)




ANSYS 14.0
MAY 29 2019
17:30:26
NODAL SOLUTION
STEP=1
SUB =1
TIME=1
UZ (AVG)
RSYS=0
PowerGraphics
EFACET=1
AVRES=Mat
DMX =.219235
SMN =-.103354
SMX =.978E-03
-.103354
-.091762
-.080169
-.068577
-.056985
-.045392
-.0338
-.022207
-.010615
.978E-03

equivalent solder with CPU chip

	Full model	Equivalent model
Max. Displacement	97.0 μm	103.3 μm

Verification case:



	Simulation (μm)	Experiment (μm)
Maximum Warpage	169	140

Web-based Simulation Platform

Input Page

工作名稱:

註解:

PCB Size: X = mm Y = mm

邊框(Rail)寬度: X = mm Y = mm

Tab: 寬度 = mm 到邊緣的距離 = mm

進階設定: 切割間隙寬度 = mm 網格大小 = mm

切割間隙是否挖空 Y 方向有無 Tab

銅線顏色: 指定鋪銅比:

進階設定: Rail鋪銅 r1 Frame(2)/Stiffener(3)

斷面性質: Frame(Stiff) Thick Adhesive Thickness Stiffener Width KOZ

Panel 排列數量: X = Y =

Panel 排列方式:

Panel layout

X X X (X=Y) X X

Y Y Y Y Y

A B C D E

誘導層高度 μ m 誘導層材料

共 10 層銅線

第 01 層銅線

銅層高度 μ m 銅層材料 **Trace file input**


PP層高度 μ m PP層材料

第 02 層銅線

銅層高度 μ m 銅層材料

PP層高度 μ m PP層材料

Result Page



Conclusions

- PCB or PCBA simulation is a multi-scaled problem
- With the proposed effective modeling method, the PCB/PCBA warpage simulation becomes feasible with a reasonable computing resources
- The simulation of the PCB/PCBA manufacturing process based on the effective modeling method becomes easy to implement