

# Enhanced Arbiter PUF Construction Model to Strengthening PUF-based Authentication

Rizka Reza Pahlevi<sup>1</sup>, Hirokazu Hasegawa<sup>2</sup>, Yukiko Yamaguchi<sup>3</sup>, Hajime Shimada<sup>3</sup>

<sup>1</sup>Graduate School of Informatics, Nagoya University

<sup>2</sup>Center for Strategic Cyber Resilience Research and Development, National Institute of Informatics

<sup>3</sup>Information Technology Center, Nagoya University

email : [pahlevirr@net.itc.nagoya-u.ac.jp](mailto:pahlevirr@net.itc.nagoya-u.ac.jp)



# Presenter Profile

**Rizka Reza Pahlevi** received the bachelor's and master's degree in Informatics from Telkom University, Indonesia in 2018 and 2019. He is currently a doctoral student majoring in Computer Security at the Graduate School of Informatics, Nagoya University, Japan.

His research interest lies in internet of things, hardware-based security, and embedded systems.

# Introduction

## Background and Motivation

- **Evolving Security Challenges in Authentication**
  - Rapid technological advancements have led to more sophisticated malicious methods.
  - Traditional authentication mechanisms are increasingly inadequate.
- **Physically Unclonable Functions (PUFs) as a Promising Solution**
  - Exploit inherent randomness from manufacturing processes.
  - Provide unique and unpredictable responses—difficult to replicate or predict.
  - Ideal for generating secure authentication tokens.

# Introduction

## Our Enhanced Arbiter PUF Construction

- **Limitations of Traditional Arbiter PUFs**
  - Vulnerable to statistical model attacks due to Challenge-Response Pair (CRP) correlations.
  - Previous enhancements (e.g., XOR arbiter PUF) improved uniqueness but still faced security gaps.

# Our Propose

- **Our Proposed Solution**

- Introduces a novel arbiter PUF design that enhances and maintains nearly ideal security attributes.
- Outperforms existing models like XOR, flip-flop, and traditional arbiter PUFs in security metrics.


- **Comprehensive Security Evaluation**

- Assessed using metrics: FAR, FRR, uniqueness, reliability, uniformity, and bit aliasing.
- Implemented on six different FPGA boards to validate effectiveness and reliability across varied hardware environments.

# Method

## Proposed PUF Construction

- **Signature Generator:**
  - Produces the signal for the PUF.
  - Comprises four lines, each containing a series of **MUX** gates.
- **Unique Design Features:**
  - **Four Sets of Lines:** Unlike previous models (e.g., double arbiter PUF by Machida et al.), it uses four lines instead of two.
  - **Cyclic Model with Crossing Patterns:** Ensures fair and balanced circuit delays by evenly distributing signals across all paths.
  - **Maintained Circuit Delay:** Reduces bias from minimal delay paths, enhancing PUF quality.



# Method

## Proposed PUF Construction

- Arbiter Component:
  - Utilizes elements from the conventional arbiter PUF.
  - Final MUX gates produce a spike signal.
  - Spike signal is distributed to multiple D Flip-Flops.

# Method

## Evaluation Metric - Classical Evaluation Metric

- Uniqueness

- Measures the average Hamming distance between responses from different chips to the same challenge.

$$Uniqueness = \frac{2}{n(n-1)} \sum_{i=1}^{n-1} \sum_{j=i+1}^n \frac{HD(R_i, R_j)}{m}$$

- Uniformity

- Assesses whether each bit in the PUF response has an equal probability of being '0' or '1'.

$$Uniformity = \frac{1}{n} \sum_{l=1}^n R_{i,l}$$

- Steadiness

- Measures the consistency of PUF responses to the same challenge.

$$HD_{intra} = \sum_{i=1}^k |x_i - x'_i| \quad \text{where} \quad D = \begin{cases} 0 & \text{if } x = x' \\ 1 & \text{if } x \text{ not } x' \end{cases}$$



# Method

## Evaluation Metric - PUF authentication-specific evaluations

- Bit Aliasing
  - Measures the bias of each bit position across multiple responses.
- FAR and FRR
  - FAR : Probability of incorrectly accepting an unauthorized response.
  - FRR : Probability of incorrectly rejecting an authorized response.

$$BA(n) = \frac{1}{N} \sum_{i=0}^{R-1} r_{i,n}$$

$$FAR = \frac{1}{\sigma_{\text{inter}}\sqrt{2\pi}} \int_{-\infty}^{HD_{\text{max}}} \exp\left(-\frac{1}{2} \left(\frac{x - \mu_{\text{inter}}}{\sigma_{\text{inter}}}\right)^2\right) dx$$

$$FRR = \frac{1}{\sigma_{\text{intra}}\sqrt{2\pi}} \int_{HD_{\text{max}}}^{\infty} \exp\left(-\frac{1}{2} \left(\frac{x - \mu_{\text{intra}}}{\sigma_{\text{intra}}}\right)^2\right) dx$$

# Dataset

- Implementation on six different FPGA Boards
- Data Collection Process:
  - Challenges Sent per Board: **10,052** different challenges
  - Responses Collected per Challenge: **1,000** samples
  - Total Responses per Chip: **10,052,000** samples
  - Grand Total Dataset Entries: **60,312,000** responses across all six chips

# Result

## Uniqueness

	<b>CHIP 1</b>	<b>CHIP 2</b>	<b>CHIP 3</b>	<b>CHIP 4</b>	<b>CHIP 5</b>	<b>CHIP 6</b>
<b>CHIP 1</b>	–	56.02%	54.19%	55.12%	53.64%	58.17%
<b>CHIP 2</b>	56.02%	–	51.05%	52.61%	50.01%	48.42%
<b>CHIP 3</b>	54.19%	51.05%	–	51.75%	53.78%	40.52%
<b>CHIP 4</b>	55.12%	52.61%	51.75%	–	52.99%	50.58%
<b>CHIP 5</b>	53.64%	50.01%	53.78%	52.99%	–	50.23%
<b>CHIP 6</b>	58.17%	48.42%	40.52%	50.58%	50.23%	–

- The average Hamming distances between chips are mostly above 50%.
- Indicates high uniqueness and distinctiveness in PUF responses across different chips.

# Result

## Bit-Aliasing

	<b>CHIP 1</b>	<b>CHIP 2</b>	<b>CHIP 3</b>	<b>CHIP 4</b>	<b>CHIP 5</b>	<b>CHIP 6</b>
<b>CHIP 1</b>	–	50.56%	53.74%	52.39%	48.57%	49.89%
<b>CHIP 2</b>	49.73%	–	54.53%	53.81%	51.41%	55.85%
<b>CHIP 3</b>	53.14%	56.08%	–	57.02%	49.28%	60.03%
<b>CHIP 4</b>	51.91%	54.09%	56.85%	–	49.98%	56.82%
<b>CHIP 5</b>	48.52%	53.60%	51.38%	51.47%	–	54.57%
<b>CHIP 6</b>	49.38%	57.79%	65.61%	57.33%	52.31%	–

- Bit aliasing values are generally close to the ideal 50%.
- Values range from 48.52% to 65.61%, with most clustering around 50%.

# Result

## Uniformity

<b>Chip</b>	<b>Uniformity (average)</b>	<b>Steadiness(<math>HD_{intra}</math>) (average)</b>
<b>CHIP 1</b>	61.16%	88.63%
<b>CHIP 2</b>	47.95%	80.98%
<b>CHIP 3</b>	61.40%	96.49%
<b>CHIP 4</b>	53.04%	87.18%
<b>CHIP 5</b>	43.29%	86.88%
<b>CHIP 6</b>	51.94%	93.60%

- Uniformity values are generally close to the ideal 50%.
- CHIP 2 has the closest average to the ideal at 47.95%.
- CHIP 3 has the highest average at 61.40%, slightly further from the ideal but still acceptable.

# Result

## Steadiness

<b>Chip</b>	<b>Uniformity (average)</b>	<b>Steadiness(<math>HD_{intra}</math>) (average)</b>
<b>CHIP 1</b>	61.16%	88.63%
<b>CHIP 2</b>	47.95%	80.98%
<b>CHIP 3</b>	61.40%	96.49%
<b>CHIP 4</b>	53.04%	87.18%
<b>CHIP 5</b>	43.29%	86.88%
<b>CHIP 6</b>	51.94%	93.60%

- Steadiness values range from 80.98% to 96.49%.
- CHIP 3 shows the highest steadiness at 96.49%.
- CHIP 2 shows the lowest steadiness at 80.98%.

# Result

## FAR and FRR

	<b>FAR</b>						<b>FRR</b>
	<b>CHIP 1</b>	<b>CHIP 2</b>	<b>CHIP 3</b>	<b>CHIP 4</b>	<b>CHIP 5</b>	<b>CHIP 6</b>	
<b>CHIP 1</b>	–	2.1825%	1.8879%	2.0153%	2.4738%	1.8380%	1.7899%
<b>CHIP 2</b>	2.1825%	–	2.2582%	2.3246%	2.4935%	2.4553%	2.3465%
<b>CHIP 3</b>	1.8879%	2.2582%	–	1.8419%	2.4910%	1.5940%	1.1281%
<b>CHIP 4</b>	2.0153%	2.3246%	1.8419%	–	2.4940%	1.8631%	2.2095%
<b>CHIP 5</b>	2.4738%	2.4935%	2.4910%	2.4940%	–	2.5077%	1.9949%
<b>CHIP 6</b>	1.8380%	2.4553%	1.5940%	1.8631%	2.5077%	–	1.4496%

- FAR values are mostly under 2.5%, indicating a low rate of false acceptances.
- Values range from 1.5940% to 2.5077%.

# Result

## FAR and FRR

	<b>FAR</b>						<b>FRR</b>
	<b>CHIP 1</b>	<b>CHIP 2</b>	<b>CHIP 3</b>	<b>CHIP 4</b>	<b>CHIP 5</b>	<b>CHIP 6</b>	
<b>CHIP 1</b>	–	2.1825%	1.8879%	2.0153%	2.4738%	1.8380%	1.7899%
<b>CHIP 2</b>	2.1825%	–	2.2582%	2.3246%	2.4935%	2.4553%	2.3465%
<b>CHIP 3</b>	1.8879%	2.2582%	–	1.8419%	2.4910%	1.5940%	1.1281%
<b>CHIP 4</b>	2.0153%	2.3246%	1.8419%	–	2.4940%	1.8631%	2.2095%
<b>CHIP 5</b>	2.4738%	2.4935%	2.4910%	2.4940%	–	2.5077%	1.9949%
<b>CHIP 6</b>	1.8380%	2.4553%	1.5940%	1.8631%	2.5077%	–	1.4496%

- FRR values are under 2.5%, indicating a low rate of false rejections.
- Values range from 1.1281% to 2.3465%.



# Result Comparison

Arbiter PUF Research	PUF Security Evaluation					
	FAR	FRR	Uniqueness	Steadiness( $HD_{intra}$ )	Uniformity	Bit Aliasing
Ideal	0%	0%	50%	100%	50%	50%
Conventional APUF [20]	–	–	4.72% / 4.96% / 4.44%	99.24% / 99.17% / 99.55%	53.81% / 56.53% / 54%	–
2-1 Double APUF [20]	–	–	41.36% / 49.70% / 48.06%	92.21% / 88.8% / 89.95%	55.19% / 31.4% / 50.63%	–
4-1 Double APUF [20]	–	–	50.46% / 51.34% / 48.78%	65.04% / 81.01% / 74.15%	55.67% / 54.76% / 54.59%	–
Path Changing Switch (PCS) [21]	–	–	49.81% / 51.34%	Avg 0.35% / Avg 1.49%	Avg <b>49.77%</b> / Avg 57.64%	–
APUF [23]	–	–	42.7%	96%	–	–
APUF [24]	–	–	15.15%	0.45% - 0.5%	98%	–
APUF [22]	–	–	45.2%	–	–	–
FOXFFAPUF [25]	–	–	42% / 44%	–	–	–
Efficient XOR APUF [3]	–	–	48.69%	99.41%	50.73%	–
<b>Our Proposed PUF</b>	<b>1.5940%</b> - <b>2.4940%</b>	<b>1.1281%</b> - <b>2.3465%</b>	<b>40.52%</b> - 58.17%	<b>96.49%</b> to 80.98%	47.95% - 61.40%	<b>48.52%</b> - 60.03%

# Conclusion and Future Work

- Significant Advancements in PUF-Based Authentication
- Validated Effectiveness Through Comprehensive Testing
- Robustness Confirmed by FAR and FRR Measurements
- Contributions to Digital Security
  - Offers a promising solution for enhancing authentication mechanisms.
  - Paves the way for widespread adoption in security-critical applications.

# Conclusion and Future Work

- Optimization for Lower FAR and FRR
- Enhancing Reliability
- Broader Hardware Implementation
- Exploration of Practical Applications

# Thank You